UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/495,427	01/31/2000	Tomomichi Nakai	2933SE-88	4844

22442 7590 02/02/2004

SHERIDAN ROSS PC
1560 BROADWAY
SUITE 1200
DENVER, CO 80202

EXAMINER	
VILLECCO, JOHN M	
ART UNIT	**PAPER NUMBER**
2612	4

DATE MAILED: 02/02/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/495,427	NAKAI ET AL.	
	Examiner	Art Unit	
	John M. Villecco	2612	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☐ Responsive to communication(s) filed on _____.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-5* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1,2 and 4* is/are rejected.

7)☒ Claim(s) *3 and 5* is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *31 January 2000* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☒ All b)☐ Some * c)☐ None of:

1.☒ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

13)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

a) ☐ The translation of the foreign language provisional application has been received.

14)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ .
4) ☐ Interview Summary (PTO-413) Paper No(s). _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: .

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. **Claims 1, 2, and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ito (U.S. Patent No. 5,515,103) in view of Suzuki (U.S. Patent No. 4,686,571) and further in view of Watanabe (U.S. Patent No. 5,731,833).**

4. Regarding ***claim 1***, Ito discloses prior art in Figure 1, which includes a solid-state imaging device including a light receiving portion (I), a storing portion (S) adjacent to the light receiving portion (I), and a horizontal transfer portion (D) adjacent to the storing portion (S). Ito also discloses a timing control circuit (6), a vertical drive circuit (2) connecting to the timing control circuit (6) for generating a vertical transfer clock (ϕv), and a horizontal drive circuit consisting of the S and H drivers (3, 4). The horizontal drive circuit generates a horizontal transfer clock (ϕs) in accordance with the horizontal scan timing signal generated by the timing control circuit.

Ito, however, fails to specifically disclose that the vertical drive circuit generates a vertical transfer clock from a second clock, which is shorter than the first clock, or that the horizontal transfer clock generates a horizontal transfer clock from the first clock. Suzuki, on the other hand, discloses that it is well known in the art to generates drive signals based upon clock signals, which have different times for vertical and horizontal scanning. More specifically, Suzuki discloses varying the imaging and transferring times IA, TA, and RA. In a first cycle imaging (H1) is carried out at high speed using a clock frequency, f1, and transferred through the horizontal register using frequency, f2. The next image, HH1, is captured using a low speed image capture and a high-speed readout. The frequencies of the clocks are determined by the clock signal switching circuit by receiving a clock signal (CK) from the clock signal generating circuit (1). In the first imaging operation (H1) the signals for readout (IA) and transfer (TA) operate using a clock signal with a shorter cycle than the readout (RA). Although not specifically disclosed, it is inherent that the imager of Suzuki would include a timing control circuit, a vertical drive circuit, and a horizontal drive circuit for operating the image sensor. The operation of the imager sensor in Suzuki is performed this way so when the drive signal of the image sensor is lowered, smear is reduced (col. 1, line 66 to column 2, line 2). Therefore, it would have been obvious to one of ordinary skill in the art to modify the imager of Ito to operate in a manner akin to Suzuki's so that smear is reduced.

Additionally, neither Ito nor Suzuki specifically disclose that the timing control signal divides a first clock having a predetermined cycle to generate a vertical and horizontal scan timing signal. Watanabe, on the other hand, discloses that it is well known in the art to generate vertical and horizontal transfer timing signals (VT, HT) from a constant-cycle reference clock

(CK). See column 2, lines 33-46. This serves as a common way to generate vertical and horizontal scanning signals. Therefore, it would have been obvious to one of ordinary skill in the art to generate vertical and horizontal scanning signals from a first clock signal since it serves as a common way of generating timing signals.

5. As for ***claim 2***, Suzuki discloses a dividing circuit (52) disposed in the clock signal switching circuit (5) for dividing the clock signal to generate a generating a first clock by dividing the second clock (CK). In column 4, lines 58-61, Suzuki teaches that the clock (CK) may be directly applied to the gate circuit (53). Therefore, the signals would be generated from the clock signal (CK) as the second clock for generating a vertical clock and signals would be generated from the clock signal generated by the frequency divider (52) for generating a horizontal clock.

6. ***Claim 4*** is considered a method claim corresponding to claim 1. Please see the discussion of claim 1 above.

7. **Claims 1, 2, and 4 can also be rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's own admitted prior art in view of Suzuki (U.S. Patent No. 4,686,571)**.

8. Regarding claim 1, applicant discloses prior art in the specification on pages 1-4, which includes a solid-state image device (1) including a light receiving portion (1a), a storing portion (1b), and a horizontal transfer portion (1c). Also disclosed is a timing control circuit (4) for dividing the clock (MCK) to generate a horizontal timing signal (HD) and a vertical timing signal (VD), a vertical drive circuit (2) connected to the timing control circuit (4) for generating

a vertical transfer clock from the clock signal (MCK), and a horizontal drive circuit (3) for generating a horizontal transfer clock.

Applicant's prior art, however, fails to specifically disclose that the vertical drive circuit generates a vertical transfer clock from a second clock, which is shorter than the first clock, or that the horizontal transfer clock generates a horizontal transfer clock from the first clock. Suzuki, on the other hand, discloses that it is well known in the art to generates drive signals based upon clock signals, which have different times for vertical and horizontal scanning. More specifically, Suzuki discloses varying the imaging and transferring times IA, TA, and RA. In a first cycle imaging (H1) is carried out at high speed using a clock frequency, f1, and transferred through the horizontal register using frequency, f2. The next image, HH1, is captured using a low speed image capture and a high-speed readout. The frequencies of the clocks are determined by the clock signal switching circuit by receiving a clock signal (CK) from the clock signal generating circuit (1). In the first imaging operation (H1) the signals for readout (IA) and transfer (TA) operate using a clock signal with a shorter cycle than the readout (RA). Although not specifically disclosed, it is inherent that the imager of Suzuki would include a timing control circuit, a vertical drive circuit, and a horizontal drive circuit for operating the image sensor. The operation of the imager sensor in Suzuki is performed this way so when the drive signal of the image sensor is lowered, smear is reduced (col. 1, line 66 to column 2, line 2). Therefore, it would have been obvious to one of ordinary skill in the art to modify the imager of the applicant's admitted prior art to operate in a manner akin to Suzuki's so that smear is reduced.

9. As for ***claim 2***, Suzuki discloses a dividing circuit (52) disposed in the clock signal switching circuit (5) for dividing the clock signal to generate a generating a first clock by

dividing the second clock (CK). In column 4, lines 58-61, Suzuki teaches that the clock (CK) may be directly applied to the gate circuit (53). Therefore, the signals would be generated from the clock signal (CK) as the second clock for generating a vertical clock and signals would be generated from the clock signal generated by the frequency divider (52) for generating a horizontal clock.

10. ***Claim 4*** is considered a method claim corresponding to claim 1. Please see the discussion of claim 1 above.

Allowable Subject Matter

11. Claims 3 and 5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

12. The following is a statement of reasons for the indication of allowable subject matter:

Regarding ***claims 3 and 5***, the primary reason for indication of allowable subject matter is that the prior art fails to teach or reasonably suggest varying the predetermined dividing ratio in accordance with the information charge storage time.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks
Washington, D.C. 20231

or faxed to:

(703) 872-9306 (For either formal or informal communications intended for entry. For informal or draft communications, please label "**PROPOSED**" or "**DRAFT**")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington VA, Sixth Floor (Receptionist).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John M. Villecco whose telephone number is (703) 305-1460. The examiner can normally be reached on Monday through Thursday from 7:00 am to 5:30 pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy Garber, can be reached on (703) 305-4929. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the customer service desk whose telephone number is (703) 306-0377.

JMV
1/20/04

NGOC-YEN VU
PRIMARY EXAMINER